



②<sup>1</sup> Application number: 92100921.3

⑤ Int. Cl.<sup>5</sup>: **G01R 31/04**

② Date of filing: 21.01.92

③ Priority: 01.07.91 US 724120

**Sepulveda California 91343-6196(US)**

④3 Date of publication of application:  
07.01.93 Bulletin 93/01

**(72) Inventor: Castle, Jonathan**  
**9326 Monte Mar Drive**  
**Los Angeles, California 90035(US)**


ⓑ4 Designated Contracting States:  
DE ES FR GB IT NL SE

71 Applicant: MOORE  
INDUSTRIES-INTERNATIONAL INC.  
16650 Schoenborn Street

7a Representative: **Modiano, Guido et al**  
**Modiano & Associati S.r.l. Baaderstrasse 3**  
**W-8000 München 5(DE)**

⑤4 Computerized remote resistance measurement system with fault detection.

57) A microprocessor-controlled remote resistance measurement system is disclosed wherein the connection leads to the three- or four-wire resistance temperature devices (RTDs) are multiplexed via a four-channel analog multiplexer at the input of the unit. A separate two-channel multiplexer is also used to multiplex a fifth input for measurement of a reference resistor. The output of the multiplexer is coupled to a voltage-to-frequency converter, wherein the frequency output is utilized as an input to the microprocessor-based controller. The microcontroller can check for broken wires by addressing the multiplexers to individually isolate any of the connecting wires to the remote RTD sensors. The output of the multiplexer is monitored in a Test Mode by connecting a known impedance to the multiplexer output to determine if any RTD connections are defective. If one of the voltage sensing wires is faulty, the known impedance will cause an erroneous frequency reading into the microcontroller, which will then provide an indication on the display for determining exactly which RTD wire is broken. Only two address lines are used to control the five multiplexer channels through the use of a function selector circuit and a two-stage measurement cycle.



Field of the Invention

° The present invention generally relates to the field of remote condition-sensing equipment, for example, two-wire remote temperature-sensing transmitters. More particularly, the present invention is directed toward the problem of detecting a broken wire in a three- or four-wire resistance temperature device (RTD) temperature measuring unit.

Background of the Invention

Two-wire transmitters are commonly used to monitor various conditions at remote locations. For example, to measure the liquid level in a tank at a remote processing plant from its central control room, a two-wire transmitter at the remote location is typically connected in series with a power supply and a load at a central location through two transmission wires. As the condition being monitored by the transmitter varies, the effective series resistance across the transmitter also varies so as to produce a corresponding change in the current drawn by the transmitter. An industry standard has developed in a large number of applications, wherein the current through the two-wire transmitter loop varies from 4-20 milliamperes (mA), wherein 4 mA is the minimum amount of current required to power the remote transmitter.

Volume, pressure, liquid level, and temperature are just some of the conditions which are typically monitored using two-wire transmitters. Temperature, however, is one of the conditions which often must be measured with precision. It is well known to utilize a resistance temperature device (RTD) for this purpose. The RTD is typically immersed in the medium, the temperature of which is to be measured, such that the resistance of the RTD will vary with the temperature changes of the medium. Utilizing either a table of resistance-temperature values or a polynomial equation to represent the relationship between the RTD's resistance and temperature, the actual temperature is then calculated from the measured resistance value of the RTD.

If the RTD is connected to the two-wire transmitter via two wire leads, then the RTD resistance measurement would necessarily include the resistance of the wire leads. For more accurate temperature measurements, a four-wire RTD system is often employed, i.e., two wires from each terminal of the RTD are connected to the two-wire transmitter. Two of the wires are used to pass current through the RTD, and the other two wires are used to sense the voltage developed across the RTD during the measurement. In this manner, the RTD's resistance is measured without passing current through the same wires that sense the voltages, i.e., without including the voltage drop of the lead wires. In still another version of an RTD system, a three-wire RTD is used, wherein such lead-length compensation is performed by measuring the voltage difference between only one voltage sensing lead and the current return lead. Numerous other RTD configurations are also possible, a few of which will be described below.

A problem often occurs whenever one of the wires to the RTD breaks or has an intermittent connection. Although a broken wire in the RTD's current path wires would immediately be apparent at the two-wire transmitter as an over-ranging, i.e., infinite, resistance measurement, a break in the voltage sensing wires may only slightly affect the resistance measurement by the amount of lead-length compensation being performed. In other words, depending upon the condition sensor configuration and the particular lead wire that is broken, a remote measurement system may appear to be functional yet be providing inaccurate readings for quite some time before the broken wire is discovered.

A need, therefore, exists for an improved remote measurement system which addresses the problem of detecting a broken wire in a three- or four-wire RTD temperature measuring unit.

Objects and Summary of the Invention

Accordingly, it is a general object of the present invention to provide an improved remote resistance measurement system which is particularly adapted for determining whether a fault exists in the system.

Another object of the present invention is to provide a computerized remote resistance measuring circuit having multiplexed inputs which can individually isolate any of the connecting wires to the remote RTD sensors.

A further object of the present invention is to provide a microprocessor-controlled two-wire transmitter having the capability to determine if an intermittent exists at the transmitter input terminals, and indicate to the user precisely which terminal has the intermittent.

These and other objects are achieved by the present invention, which, briefly described, is a sensing circuit for a condition sensor having at least three sensor connection wires, the sensing circuit comprising: a multiplexer circuit having at least three input terminals for connection to the three sensor wires, at least one

output port, and at least two address lines; a current source for applying power to the condition sensor; a first circuit for determining an electrical characteristic of the condition sensor as measured at the multiplexer circuit output port; and a second circuit for controlling the address lines, for determining if any connection from the condition sensor via the three sensor wires is defective and thereby providing a fault signal, and  
 5 for providing an indication in response to the fault signal. In the preferred embodiment, the indication includes a message on a visual display informing the user as to which input terminal has the faulty connection.

According to the preferred embodiment, a microprocessor-controlled remote resistance measurement system is provided wherein the connection leads to the three- or four-wire resistance temperature devices  
 10 are multiplexed via a four-channel analog multiplexer at the input of the unit. A separate two-channel multiplexer is also used to multiplex a fifth input for a reference resistor. The output of the multiplexer is coupled to a voltage-to-frequency converter, wherein the frequency output is utilized as an input to the microprocessor-based controller. The microcontroller can check for broken wires by addressing the multiplexers to individually isolate any of the connecting wires to the remote RTD sensors. The output of  
 15 the multiplexer is monitored in a Test Mode by connecting a known impedance to the multiplexer output to determine if any RTD connections are defective. If, for example, one of the voltage sensing wires is broken, the known impedance will cause an erroneous frequency reading into the microcontroller, which will then provide an indication on the display for determining exactly which wire is broken. Only two address lines are used to control the five multiplexer channels through the use of a function selector circuit and a two-stage measurement cycle.  
 20

In addition to detecting faulty RTD connections, the multiplexer circuitry of the present invention also provides the following advantages: (1) it allows for independent measurements of a number of RTD sensors using a single two-wire transmitter; (2) it provides the capability to measure the value of one RTD independently from the value of another RTD, so that each device can be separately linearized; and (3) it  
 25 provides for more accurate resistance calculations through the use of a non-grounded reference resistor at the transmitter.

#### Brief Description of the Drawings

30 The features of the present invention which are believed to be novel are set forth with particularity in the appended claims. The invention itself, however, together with further objects and advantages thereof, may best be understood with reference to the following description when taken in conjunction with the accompanying drawings, in which:

Figure 1 is a general block diagram of the computerized remote resistance measurement system of the  
 35 present invention, wherein a four-wire RTD configuration is shown;

Figure 2a is a simplified schematic diagram of the multiplexing circuit of Figure 1, wherein three address lines are provided by the optoisolator;

Figure 2b illustrates representative waveforms for the optoisolator address lines to illustrate the operation of the circuit of Figure 2a;

40 Figure 3a is an alternate embodiment of the multiplexing circuitry of Figure 2a, which has been modified to utilize only two address lines;

Figure 3b shows representative waveforms at various points of Figure 3a illustrating the circuit's operation;

Figure 4a is another simplified schematic diagram for the multiplexing circuit of Figure 1, wherein an  
 45 additional multiplexed input is utilized to more accurately determine the value of the reference resistor;

Figure 4b illustrates representative addressing waveforms for the operation of the multiplexing circuit of Figure 4a;

Figure 5 is a detailed schematic diagram of the preferred embodiment for the multiplexing circuit of Figure 1, wherein five multiplexed inputs are controlled by only two address lines;

50 Figure 6a is a schematic diagram illustrating the input circuit configuration for the multiplexer of Figure 5 when a two-wire RTD sensor is used without lead-length compensation;

Figure 6b is a waveform timing diagram for the operation of the circuit of Figure 5 when used with the input configuration of Figure 6a;

Figure 7a is a schematic diagram illustrating the input configuration for the multiplexer of Figure 5 when  
 55 a four-wire RTD sensor is used;

Figure 7b illustrates the timing waveforms for the four-wire sensor configuration of Figure 7a;

Figure 8a is a schematic diagram illustrating the input configuration for the multiplexer of Figure 5 using a three-wire RTD sensor;

Figure 8b illustrates the timing waveforms for the three-wire RTD sensor configuration of Figure 8a;  
 Figure 9a is a schematic diagram illustrating the input configuration for the multiplexer of Figure 5 having a three-wire dual-RTD sensor configuration using no lead-length compensation;  
 Figure 9b illustrates the timing waveforms for the input configuration of Figure 9a;  
 Figure 10a is a schematic diagram illustrating the input configuration for the multiplexer of Figure 5 having a five-wire dual-RTD sensor configuration utilizing lead-length compensation;  
 Figure 10b illustrates the timing waveforms for the five-wire dual-sensor configuration of Figure 10a;  
 Figure 11a is a schematic diagram illustrating the input configuration for the multiplexer of Figure 5 having a three-RTD sensor configuration;  
 Figure 11b illustrates the timing waveforms for the three-RTD input configuration of Figure 11a;  
 Figure 12 is a flowchart illustrating the specific sequence of operations performed by the microcontroller of Figure 1 in accordance with the practice of the preferred embodiment of the present invention; and  
 Figure 13 is a flowchart illustrating the various interrupt operations performed by the microcontroller in the preferred embodiment.

#### Detailed Description of the Invention

Figure 1 represents a general block diagram of the preferred embodiment of the present invention. The computerized remote resistance measurement system 10 of the present invention includes a two-wire transmitter 12, typically at a remote location, connected in series with a power unit 14, typically at a central location. The power unit 14 comprises a battery 15 connected in series with a load 16, both of which are connected in series with a current modulator circuit 17 in the transmitter, thus completing the two-wire current loop. The battery 15 is typically 24 volts DC, while the resistance of the load 16 varies widely depending upon the application.

In the preferred embodiment, the current modulator 17 is configured to use the industry standard of 4-20 mA, however, the former standard of 10-50 mA may also be used. On the other hand, if the transmitter unit 12 is centrally located, then the load 16 and the current modulator 17 may be omitted such that the transmitter is powered directly from the battery 15. In either case, battery power is routed to a local power supply circuit 18, from which power is routed to an isolated power supply circuit 20. The local supply 18 provides power to a microprocessor-based controller (microcontroller) 22, its associated electrically-erasable programmable read-only memory (EEPROM) 23, and the associated display circuitry, while the isolated supply 20 provides power to the remaining transmitter circuitry. The local/isolated supply arrangement will be described in more detail in conjunction with Figure 5.

The transmitter 12 has four input sensor connection terminals, X, A, B, and C, which are connected to an RTD 24 via connections wires 25X, 25A, 25B, and 25C, respectively, using a number of different sensor configurations as will be seen below. One such input configuration is shown in Figure 1, wherein a single four-wire RTD 24 is connected to the transmitter 12. A current controller circuit 26 powers the RTD 24 via the current-carrying wires 25X and 25C connected to terminals X and C, while terminals A and B are connected to measure the voltage across the RTD 24 via the respective voltage sensing wires 25A and 25B. In the general block diagram of Figure 1, current would flow from the current controller 26, out of the transmitter from terminal X, through wire 25X and the RTD 24, and would return via wire 25C to terminal C back to the current controller 26. Although the invention is adapted to use a wide variety of RTDs, i.e., having nominal resistances ranging from 10 ohms to 4000 ohms, a typical RTD used with the present invention is the widely available 100 ohm platinum bulb type RTD. Moreover, many of the principles of the present invention may also be used with other types of condition sensors which vary their capacitance, inductance, or magnetic fields in accordance with temperature, position, liquid level, dielectric constant, etc.

Each of the input terminals X, A, B, and C are also connected to the inputs of a multiplexer circuit (MUX) 28 as shown. Since the voltage sensing terminals A and B are connected to very high impedance inputs at the MUX, practically no current flows into terminals A or B during the measurement process. Hence, using the four-wire RTD configuration shown, the voltage measured across terminals A and B is the precise product of the excitation current flowing from terminals X to C, and the resistance of the RTD sensor 24. Hence, the resistance of the current-carrying wires 25X and 25C connected to terminals X and C do not enter into the resistance equation. In this manner, lead-length compensation is inherently being performed such that a much more accurate resistance measurement can be obtained.

Multiplexing control signals are provided by the microcontroller 22 to the MUX 28 via an optoisolator 30. As will be explained in detail below, the multiplexer circuit 28 provides the ability to individually select any one of the RTD connection wires 25 in order to measure, at the MUX output port, the voltage developed from each of the input terminals X, A, B, and C to a ground reference point. The output voltage signal of the

MUX 28 is connected to a voltage-to-frequency (V-to-F) converter 32, which provides frequency output data to the microcontroller 22 via another optoisolator 34. A typical voltage-to-frequency converter, which could be used as V-to-F converter 32, is disclosed in the 1990 Linear Applications Handbook, published by Linear Technology, in Application Note 14, pg. 9.

5 Basically, the microcontroller performs the functions of frequency-to-ohms conversion, ohms-to-temperature conversion, and temperature-to-pulse-width modulation (PWM) conversion to drive the current modulator 17. The microcontroller 22 automatically switches between a Measurement Mode, wherein the resistance of the RTD is calculated and temperature information is provided to the user, and a Test Mode, wherein the microcontroller 22 directs the MUX 28 to check if any of the wires 25 to RTD 24 are broken. In  
10 the Measurement Mode, the MUX 28 provides voltage information to the V-to-F converter 32, which, in turn, provides frequency information to the microcontroller 22. This frequency information, as well as information from user-accessible mode switches 38 and a set of factory-programmed wire jumpers 40, is processed by the microcontroller 22 to provide the temperature information to the user via a visual display 36. The temperature information is also transmitted over the two-wire link via the current modulator 17. In the Test  
15 Mode, the frequency information provided to the microcontroller 22 is used in conjunction with the addressing information provided by the microcontroller 22 to the MUX 28 to check for broken wires, and to inform the user of precisely which wire is broken via the display 36. A communications test port 41 may also be connected to the microcontroller 22 to allow for automated factory calibration procedures. A Motorola 68HC05 is used as microcontroller 22 in the preferred embodiment. The EEPROM 23 is used to  
20 store calibration information used in the system.

More specifically, in accordance with the operation of the Test Mode, the microcontroller 22 directs the MUX 28 via optoisolator 30 to check whether any one of the wires 25X, 25A, 25B, and 25C is broken, such that this fault information is provided to the user via the display 36. As will be seen below, if wire 25X from the RTD 24 to terminal X is broken, or if wire 25C from the other terminal of the RTD 24 to terminal C is  
25 broken, no current will flow through the RTD. Even in the Measurement Mode of operation, this condition will immediately be noticed by the microcontroller 22 when it receives either a zero frequency value or an over-range frequency value from the optoisolator 34.

However, if one or more of the voltage sensing wires 25A or 25B from the RTD 24 to terminals A or B is broken, current will still flow through the RTD device, and a zero or over-range frequency value will not  
30 be detected in the Measurement Mode. Moreover, since the input terminal A or B would now be floating, one can not predict what the voltage level out of the MUX will be. If it remains within the approximate range of appropriate voltage sensing values, the V-to-F converter 32 may continue to output a nominal frequency value which appears to be normal. Therefore, the present invention implements the Test Mode to detect whether any of the RTD connection wires, particularly the voltage sensing wires 25A and 25B, are faulty by  
35 connecting a known impedance to the MUX output. If one of the voltage sensing wires 25A or 25B is broken, the known impedance will load down the output of the MUX such that either an over-range or zero frequency value will be present at the input to the microcontroller. Since the microcontroller 22 is also controlling the addressing to the MUX 28, the microcontroller can determine exactly which wire is broken and display this information to the user. The following description provides a detailed explanation of both  
40 the MUX circuitry involved and the software program followed to perform this fault analysis.

Figure 2a is a simplified schematic diagram of one embodiment of a multiplexing circuit 42 which serves as the MUX 28 of Figure 1. The multiplexing circuit 42 includes a four-channel analog multiplexer 44, a current source 46, a reference resistor  $R_{REF}$  48, and a known impedance 52 switchably connected to the output Z of the multiplexer 44 through a diode 50. In this embodiment, three address lines,  $OPTO_1$ ,  $OPTO_2$ ,  
45 and  $OPTO_3$ , are provided to the multiplexing circuit 42 from the microcontroller 22 via the optoisolator 30. As explained below, the microcontroller 22 controls these address lines such that the multiplexing circuit 42 connects any one of the four input terminals X, A, B, or C to the multiplexer output port Z, with and without switching in the known impedance 52.

As can be seen from Figure 2a, the current controller 26 of Figure 1 basically comprises a constant  
50 current source 46 and a reference resistor 48, labeled  $R_{REF}$ . The reference resistor  $R_{REF}$  is used to precisely determine the value of the current flowing through the RTD sensor 24, labeled  $R_1$ . Since the same current flows through the reference resistor 48 as through the RTD 24, the current I through the RTD sensor  $R_1$  is:

$$\{1\} \quad I = V_{R1}/R_1 = V_{REF}/R_{REF}$$

55 where  $V_{R1}$  is the voltage drop across  $R_1$ , and  $V_{REF}$  is the voltage drop across  $R_{REF}$ . In the four-wire RTD configuration shown, the voltage drop across  $R_1$  is equal to the voltage measured at terminal A to ground minus the voltage measured at terminal B to ground, i.e.,  $V_{R1} = V_A - V_B$ . Similarly, the voltage drop across

$R_{REF}$  is equal to the voltage measured at terminal C to ground, i.e.,  
 $V_{REF} = V_C$ . Hence,

$$\{2\} \quad R_1 = V_{R1}/I = V_{R1}/(V_{REF}/R_{REF}), \text{ or}$$

$$\{3\} \quad R_1 = (V_A - V_B)/(V_C/R_{REF}), \text{ and finally}$$

$$\{4\} \quad R_1 = [(V_A - V_B)/V_C]R_{REF}.$$

10 If a two-wire RTD sensor were used such that there were no connection wires from  $R_1$  to terminals A or B, then

$$\{5\} \quad R_1 = [(V_X - V_C)/V_C]R_{REF},$$

15 although no lead-length compensation would be performed. In other words, using a two-wire RTD sensor, the sensor resistance is proportional to  $V_X - V_C$ . When using a four-wire sensor, the sensor resistance is proportional to  $V_A - V_B$ . If a three-wire RTD configuration were used, wherein no connection wire exists from  $R_1$  to terminal B, the RTD sensor resistance would be proportional to  $V_A - V_C$ , and a different calculation would be performed to compensate for lead length. In any case, note that the excitation current  $I$  provided  
 20 by the current source 46 is no longer part of the resistance equation, since the final resistance equation is a function of ratios of voltage values. As will be explained below, the microcontroller 22 utilizes these proportional voltage values to calculate the resistance of the RTD sensor 24 in the Measurement Mode. In the Test Mode, the known impedance 52 is switched in, such that the measured value of the RTD sensor is now being affected by the resistance of the known impedance connected in parallel.

25 Figure 2b illustrates representative waveforms for the address lines  $OPTO_1$ ,  $OPTO_2$ , and  $OPTO_3$  from the optoisolator 30. Using these waveforms, the operation of the multiplexing circuitry 42 of Figure 2a will now be described. As illustrated in the waveform diagram, a complete measurement cycle is comprised of a Measurement Mode and a Test Mode. During the Measurement Mode, the multiplexer address line  $OPTO_3$  always remains low, while it remains high through much of the Test Mode. With a low voltage from  $OPTO_3$   
 30 applied to the resistor 52, the diode 50 is reversed biased, such that the known impedance has no effect on the measurement of the output voltage at Z.

At time  $t_1$ , the microcontroller 22 places a high voltage level on address line  $OPTO_1$ , while  $OPTO_2$  and  $OPTO_3$  remain low. Since  $OPTO_1$  is connected to multiplexer address port  $a_0$ , and since  $OPTO_2$  is connected to address port  $a_1$ , a binary '01' is applied to the multiplexer 44 such that multiplexer data port  $d_1$  is connected to the output port Z. Hence, at this time, the voltage level at the output port Z of the  
 35 multiplexer 44 represents the voltage level apparent at input terminal B as measured from ground. This is shown as  $Z = B$  at the bottom of Figure 2b during the time interval  $t_1 - t_2$ . At time  $t_2$ , the address line  $OPTO_2$  goes high, such that a binary '11' is applied to the multiplexer 44. Accordingly, the multiplexer selects its data port  $d_3$  such that the voltage level at output port Z is equal to that of the input terminal X, i.e.,  $Z = X$ . At time  $t_3$ , a binary '10' is used to address multiplexer data port  $d_2$ , such that  $Z = A$ . Finally, at  
 40 time  $t_4$ , a binary '00' is used to address multiplexer data port  $d_0$  such that  $Z = C$ . Accordingly, all four input terminals X, A, B and C have been individually selected during the Measurement Mode.

In the Test Mode at time  $t_5$ , address line  $OPTO_3$  goes high, such that resistor 52 is now connected to the output port Z at 45 through the forward-biased diode 50. Note that the diode 50 is serving the purpose of a switch, under the control of the address line  $OPTO_3$ , which connects a known impedance, resistor 52, to the multiplexer output port Z. Since the resistor 52 is now in the circuit, the voltage output at port Z is now proportional to the resistance measurement at terminal B made in parallel with the resistance of the known impedance 52. This is indicated at the bottom of Figure 2b as B+ (terminal B "plus" resistor 52) measured during time interval  $t_5 - t_7$ . Similarly, during time interval  $t_7 - t_8$ , X+ is being measured. Resistance  
 50 values A+ and C+ are then measured during time intervals  $t_8 - t_9$ , and  $t_9 - t_{10}$ , respectively.

In the preferred embodiment, the value of resistor 52 is 1,000,000 ohms. This value is much higher than the normal operating range of resistance values of the RTD, nominally 100 ohms, while it is much lower than the potentially infinite resistance value seen at the output of the multiplexer 44 if a wire is broken on the selected input port. In other words, in the Test Mode, the presence of the known impedance 52 would  
 55 not significantly affect the voltage level at the output port Z when all the wires are connected to a relatively low-impedance RTD. However, if one of the wires is broken, the presence of the known impedance 52 will cause the output voltage level to drastically change, or rise in this case, if one of the RTD input connection wires is broken. Hence, if one of the connection wires 25 is broken such that one of the multiplexer inputs is

open, the measured resistance value for that selected terminal will approximate that of resistor 52. Accordingly, if a multiplexer input is open, the frequency output of the V-to-F converter 32 will not be within a nominal RTD range when that particular multiplexer channel is addressed. Since the microcontroller 22 is controlling the address lines OPTO<sub>1</sub>, OPTO<sub>2</sub>, and OPTO<sub>3</sub>, the microcontroller knows exactly which multiplexer input terminal X, A, B, or C is being addressed. Hence, the microcontroller can determine exactly which wire is broken, and indicate this information to the user via the display 36.

Figure 3a is an alternate embodiment of the multiplexing circuitry of Figure 2a, which has been modified to utilize only two address lines. In the multiplexing circuit 54 of Figure 3a, the third address line OPTO<sub>3</sub> has been eliminated through the addition of a D-type flip-flop 56. Address line OPTO<sub>1</sub> is connected to the clock input, and address line OPTO<sub>2</sub> is connected to the D input, respectively, of the D-flip-flop 56. The flip-flop output Q is connected to the resistor 52. If the D input is high, the Q output will go high on the next rising edge of the input clock waveform. Hence, the phase relationship between address lines OPTO<sub>1</sub> and OPTO<sub>2</sub> are used to determine the state of the D-flip-flop output Q, which now functions as the third address line OPTO<sub>3</sub>. Referring now to Figure 3b, the operation of the multiplexing circuitry 54 of Figure 3a will be described. During the Measurement Mode, the multiplexer address line OPTO<sub>1</sub> always rises before the address line OPTO<sub>2</sub> such that the Q output of the flip-flop 56 remains low. With a low output Q, the diode 50 remains reversed biased, such that the known impedance 52 has no effect on the measurement of the voltage at output port Z. Hence, as shown at the bottom of Figure 3b, the output port Z represents the resistance at terminals B, X, A and C, respectively.

However, note that the address line OPTO<sub>2</sub> remains high at time t<sub>6</sub>, such that the Q output goes high upon the rising edge of OPTO<sub>1</sub>. Therefore, during time interval t<sub>6</sub>-t<sub>7</sub>, the parallel combination of the resistance seen at input terminal X plus resistor 52, or X+, is being measured. Similarly, during time intervals t<sub>7</sub>-t<sub>8</sub>, t<sub>8</sub>-t<sub>9</sub>, and t<sub>9</sub>-t<sub>10</sub>, resistance values B+, A+, and C+, respectively, are measured in the Test Mode.

Figure 4a is another simplified schematic diagram for the multiplexing circuit 28 of Figure 1, wherein an additional multiplexed input, terminal D, is utilized to more accurately determine the value of the reference resistor R<sub>REF</sub>. Note that the input terminal D is internal to the transmitter unit. Also note that an additional address line is required to select the additional input terminal D.

In multiplexing circuit 58, the reference resistor 62 is connected between input terminals C and D of the multiplexer 60, and is not directly connected to ground as before. Instead, a current return resistor R<sub>RET</sub> 64 is connected between input terminal D and ground as shown. In this way, the current from the current source 46 flows through the RTD 24, the reference resistor 62, and the return resistor 64, to ground. Instead of measuring the voltage V<sub>C</sub> to ground in order to determine the value of the reference resistor R<sub>REF</sub>, two voltage measurements, V<sub>C</sub> to ground and V<sub>D</sub> to ground, are made such that the value of the reference resistor R<sub>REF</sub> is proportional to V<sub>C</sub>-V<sub>D</sub>. The use of this fifth internal terminal D allows the measurement of the reference resistor R<sub>REF</sub> to be completely differential, i.e., V<sub>C</sub>-V<sub>D</sub>, such that voltage offsets no longer affect the accuracy of the measurement. Hence, operational amplifiers may be used in the current source 46 which do not have a necessarily low offset differential specification. Since input bias and offset currents are no longer at issue, the circuit has substantially no Zero or Span error, except for the temperature coefficient of the reference resistor 62. The effect of any noise on the ground lines is also significantly reduced. In other words, in using this fifth input terminal configuration, a much more accurate determination of the reference resistor R<sub>REF</sub> can be achieved.

In order to measure the voltage V<sub>D</sub> at the additional input terminal D, an additional data port is required on the multiplexer. As shown in Figure 4a, a five-channel analog multiplexer 60 is controlled by three address lines a<sub>0</sub>, a<sub>1</sub>, and a<sub>2</sub>, which are connected to OPTO<sub>1</sub>, OPTO<sub>2</sub>, and OPTO<sub>3</sub>, respectively. A fourth address line OPTO<sub>4</sub> is connected to the known impedance 52 as shown.

Referring now to Figure 4b, representative addressing waveforms for the operation of the multiplexing circuit 58 of Figure 4a are shown. In the Measurement Mode, the fourth address line OPTO<sub>4</sub> remains low, such that the other three address lines OPTO<sub>1</sub>, OPTO<sub>2</sub>, and OPTO<sub>3</sub> control the selection of the input terminal voltage which is applied to the output port Z. For example, during time interval t<sub>1</sub>-t<sub>2</sub>, a binary '001' is applied to the multiplexer 60, such that data port d<sub>1</sub> is selected, whereby the voltage at input terminal C is connected to output port Z. Again, this is shown at the bottom of Figure 4b as Z = C. During time interval t<sub>2</sub>-t<sub>3</sub>, a binary '011' is used to select multiplexer data port d<sub>3</sub>, such that Z = A. Similarly, input terminals B, D, and X are selected in accordance with the waveforms shown. At time t<sub>7</sub>, the fourth address line OPTO<sub>4</sub> goes high in the Test Mode such that the known impedance 52 is switched into the circuit. Again, a binary '001' address is sent by the microcontroller to select input terminal C, such that Z = C+. A similar addressing scheme is used to select A+, B+, D+, and X+ as shown.

Figure 5 is a detailed schematic diagram of the preferred embodiment of the MUX 28 of Figure 1,

wherein five multiplexed inputs are controlled by only two address lines. In multiplexing circuit 70, the four external input terminals X, A, B and C, have been reversed from the previous figures to more accurately illustrate the operation of the current controller circuitry and the isolated power supply circuitry. As before, the two address lines OPTO<sub>1</sub> and OPTO<sub>2</sub> from the microcontroller 22 serve to control the four-channel analog multiplexer 72 via the optoisolator 30, and this circuitry operates substantially as explained above. However, an additional two-channel analog multiplexer 74 is used to multiplex the internal input terminal D with the output port Z<sub>1</sub> of the multiplexer 72, and thereby provide the output port Z<sub>3</sub> as the input to the voltage-to-frequency converter 32 of Figure 1. Another difference in Figure 5 from the previous circuit is that another two-channel analog multiplexer 76 is used as an electronic switch to perform the function of the diode 50, i.e., to control the switching of the known impedance in the Test Mode. Finally, note that a D-type flip-flop 80 is again used to eliminate the need for the third address line, and a diode-OR circuit is used to eliminate the need for the fourth address line.

The circuitry in the upper-left portion of Figure 5 performs the function of the current controller 26 of Figure 1. An operational amplifier 82, powered from a split voltage supply V<sup>+</sup>/V<sup>-</sup>, is used to sink current returning into the transmitter input terminal X to supply V<sup>-</sup> through a resistor 84. A resistor 86, which functions as the reference resistor R<sub>REF</sub>, provides a source of current from V<sup>+</sup> at input terminal D to the RTD via input terminal C. A resistor 88, also connected to terminal D, performs the function of the current return resistor R<sub>RET</sub>. Biasing resistor 90 and feedback capacitor 92 serve their normal functions in the op-amp current source circuit.

In the preferred embodiment, two optoisolators 94 and 96 are used to generate the two address lines OPTO<sub>1</sub> and OPTO<sub>2</sub>, as shown in the bottom-left portion of Figure 5. The output ports from the microcontroller 22 are isolated from the address lines such that the RTD sensor can be connected to a ground reference point which may be hundreds of volts different from the ground of the two-wire transmitter, without the risk of a shock hazard or a malfunction. In the preferred embodiment, an inverter circuit, comprised of a resistor 98 and a Schottky NAND gate 100, are used to improve the switching waveform for the clock line to the flip-flop 80, since the optoisolator has a slow turn-off time.

As described above in accordance with Figure 3a, the output Q of the D-type flip-flop 80 is used as the third address line, i.e., the Test Mode line, to address the analog multiplexer 76 via its address port a<sub>x</sub>. The known impedance, i.e., a resistor 102, is connected from the output port Z<sub>1</sub> of the multiplexer 72 to the output port Z<sub>2</sub> of the multiplexer 76 as shown. When the Q output of the flip-flop is low, a zero is applied to the a<sub>x</sub> address port, such that the multiplexer data port d<sub>0</sub> is selected. This connects the output Z<sub>1</sub> of the multiplexer 72 to the output Z<sub>2</sub> of the multiplexer 76, effectively shorting-out the resistor 102 such that the known impedance is not in the circuit. In the Test Mode, however, the Q output goes high, such that the resistor 102 is connected to the positive supply voltage V<sup>+</sup> at multiplexer data port d<sub>1</sub>, thus connecting the resistor 102 into the circuit.

In either case, the output Z<sub>1</sub> of the multiplexer 72 is connected to the data port d<sub>1</sub> of the multiplexer 74. The internal input terminal D, which is used to measure the voltage across the reference resistor 86, is connected to the other multiplexer data port d<sub>0</sub>. Still another address line, a<sub>y</sub>, is used to switch between data ports d<sub>0</sub> and d<sub>1</sub> to provide the output Z<sub>3</sub> to the V-to-F converter 32. The address line a<sub>y</sub> is controlled by a combination of the address lines OPTO<sub>1</sub> and OPTO<sub>2</sub>, and the inverted-Q output of the flip-flop 80, all configured as an OR gate through diodes 104, 106, and 108, and a pull-down resistor 109, as shown. Hence, whenever OPTO<sub>1</sub> or OPTO<sub>2</sub> or inverted-Q is high, the address port a<sub>y</sub> will be high, and the output port Z<sub>1</sub> will be connected to the output Z<sub>3</sub> through the multiplexer 74. Switching waveforms will be shown below for the various input configurations.

As shown in the bottom-right portion of Figure 5, the isolated power supply circuit 20 of Figure 1 is comprised of a transformer 110 and several other standard components as shown. A DC-to-AC converter in the local supply 18 provides AC to the transformer 110. The isolated AC voltage is then rectified, filtered, and split into two regulated supplies such that V<sup>+</sup> is approximately 2.5 volts DC above the ground reference 112, and V<sup>-</sup> is approximately 2.5 volts DC below the ground reference 112. Numerous other isolated supply configurations may also be used.

The following part numbers and values are representative of those used in the preferred embodiment:



Component	Type/Value
Multiplexer 72	CD 4052
Multiplexers 74,76	CD 4053
D flip-flop 80	CD 4013
Op-amp 82	TLC27L7
R <sub>REF</sub> 86	301 ohm, 1%, 5ppm/° C
R <sub>RET</sub> 88	100 ohm
R84	499 ohm
R90	10K ohm
R98	100K ohm
R102	1 Meg ohm
R109	1 Meg ohm

Of course, other component types and values may be used for different applications or other circuit configurations.

Figure 6a is a schematic diagram illustrating the input circuit configuration for the multiplexer of Figure 5 when a two-wire RTD sensor is used without lead-length compensation. The RTD 24 is connected via two connection wires 25X, 25C, to the input terminals X, C, of the multiplexer 72 of Figure 5. The excitation current I flows from V+, through R<sub>RET</sub> 88 to terminal D, through R<sub>REF</sub> 86, out of terminal C, through R<sub>1</sub>, into terminal X, through current source 46, and back to V-. Note that while the direction of the current source 46 and the polarity of the supply voltages V+, V-, remain the same as that of Figure 5, resistor 90 and the op amp 82 have been omitted for purposes of simplification. Also note that the input terminal X is connected to multiplexer data port d<sub>0</sub> as shown in Figure 5, as opposed to being connected to the higher-order data ports d<sub>3</sub> or d<sub>4</sub> as was the case for the figures previous to Figure 5.

As will be explained in more detail in the flowchart below, the frequency values corresponding to the voltages at input terminals A, B, C, D, and X are measured as required for the particular input sensor configuration. Each value is read for approximately 300 milliseconds (ms). A table of the five most recent frequency values is kept for each input terminal. The five values are averaged, calibrated to correct the voltage-to-frequency conversion, scaled to account for any voltage-to-frequency converter drift, and then used in the resistance formula for the particular input sensor configuration. The resulting resistance value is corrected for calibration errors, converted to temperature utilizing either a table of resistance-temperature values or a polynomial equation, and linearized using the particular temperature coefficient for the input sensor. The final temperature value is then saved. If a multi-sensor configuration is used, the various linearized temperature values may be combined to form a differential temperature measurement.

In the two-wire single-sensor configuration illustrated in Figure 6a, the resistance formula is:

$$\{6\} \quad R_1 = [(V_X - V_C)/(V_C - V_D)]R_{REF}$$

and the value  $V_X$  is termed the most active variable, since its value changes more often than the other variables. This is due to the fact that the current I through the circuit is essentially constant, so that  $V_C$  and  $V_D$  change very little. Since  $R_1$  changes with temperature,  $V_X$  also changes with temperature. Accordingly, input terminal X, which corresponds to the most active variable  $V_X$ , is usually read by the microcontroller more often than the other variables.

Now referring to Figure 6b, a waveform timing diagram for the operation of the circuit of Figure 5 is shown when used with the input configuration of Figure 6a. The timing diagram illustrates the two address lines OPTO<sub>1</sub> and OPTO<sub>2</sub> as seen at the address ports a<sub>0</sub> and a<sub>1</sub> of the multiplexer 72. Hence, OPTO<sub>1</sub> and OPTO<sub>2</sub> control the multiplexing of the four input terminals X, A, B, and C. The third waveform, labeled Q, represents the voltage level at the output Q of the flip-flop 80, which is connected to address port a<sub>x</sub> of the multiplexer 76. Therefore, the waveform Q represents the control signal for the switch that connects the resistor 102 into the circuit for the Test Mode. The fourth waveform, labeled a<sub>y</sub>, represents the logical OR of OPTO<sub>1</sub>, OPTO<sub>2</sub> and the inverted-Q output of the flip-flop 80, as seen at the address port a<sub>y</sub> of the multiplexer 74. Hence, this address port a<sub>y</sub> effectively represents the third address line for multiplexing the fifth input terminal D. Finally, the designation Z<sub>3</sub> at the bottom of Figure 6b represents the output port of the multiplexer 74. The Z<sub>3</sub> waveform illustrated which input terminal is being individually selected by the multiplexing circuit 70 of Figure 5 during particular time intervals. Note that in using the two-wire RTD sensor configuration, there is no Test Mode per se. If the connection wire 25X to input terminal X was broken, the voltage at input terminal X would approximate V-, such that the microcontroller would read the

frequency output of the V-to-F converter to be an over-range value. Similarly, if the connection wire 25C to input terminal C was broken, the voltage at terminal C would approximate that of V+, such that the frequency output of the V-to-F converter would be zero, or under-range.

At time  $t_1$  of Figure 6b, the microcontroller directs address line OPTO<sub>1</sub> to go high. Since OPTO<sub>1</sub> is connected as the clock line of the flip-flop 80, and since OPTO<sub>2</sub> is low at this time, the flip-flop is cleared such that the Q output remains low. Address line OPTO<sub>1</sub> remains high for approximately 150 microseconds ( $\mu$ s) and goes low at time  $t_2$ . The microcontroller does not measure any parameters during time interval  $t_1$ - $t_2$ , so nothing is shown for the Z<sub>3</sub> output.

During the time interval  $t_2$ - $t_3$ , a binary '00' address is applied to the multiplexer 72 such that data port d<sub>0</sub> is selected. Accordingly, the voltage value from input terminal X to ground is seen at the multiplexer output Z<sub>1</sub>. Since the flip-flop output Q is low, data port d<sub>0</sub> of the multiplexer 76 is selected such that resistor 102 is out of the circuit. Finally, since the address line a<sub>7</sub> is high during this time interval, data port d<sub>1</sub> of the multiplexer 74 is selected as the output Z<sub>3</sub> to the V-to-F converter 32. As can be seen at the bottom of Figure 6b, the output Z<sub>3</sub> represents the value of terminal X during the time interval  $t_2$ - $t_3$ . In the preferred embodiment, this time interval  $t_2$ - $t_3$ , used for reading input terminal X, is approximately 300 ms.

At time  $t_3$ , OPTO<sub>1</sub> goes high, and 150  $\mu$ s later at time  $t_4$ , OPTO<sub>2</sub> goes high, such that a binary '11' is applied to the multiplexer 72. The address line OPTO<sub>1</sub> must go high before OPTO<sub>2</sub> in order to ensure that the Q output of the flip-flop remains low. During the time interval  $t_4$ - $t_5$ , the voltage at the input terminal C to ground is seen at output Z<sub>3</sub>. Again, input terminal C is being read by the microcomputer for approximately 300 ms.

At time  $t_5$ , both OPTO<sub>1</sub> and OPTO<sub>2</sub> go low, such that the input terminal X is again being read by the microcomputer. As explained above, terminal X represents the most active variable, and, accordingly, this value is updated twice per measurement cycle.

At time  $t_6$ , OPTO<sub>2</sub> goes high, such that the Q output of the flip-flop goes high with the rising edge of OPTO<sub>1</sub> at time  $t_7$ . Again, the time interval needed to ensure that the flip-flop is set, i.e., the time interval  $t_6$ - $t_7$ , is on the order of 150  $\mu$ s. Once, the Q output is latched high, the address line OPTO<sub>1</sub> can go low at time  $t_8$  such that the address line a<sub>7</sub> can also go low. Accordingly, during the time interval  $t_8$ - $t_1$ , input terminal D is being read as the output Z<sub>3</sub> of the circuit. At time  $t_1$ , OPTO<sub>1</sub> is again set high such that the flip-flop is clocked with OPTO<sub>2</sub> low. Hence, the Q output is reset low, the address line a<sub>7</sub> is reset high, and the next measurement cycle begins.

Figure 7a is a schematic diagram illustrating the input configuration for the multiplexer of Figure 5 when a four-wire RTD sensor is used. The four-wire sensor configuration of Figure 7a differs from the two-wire configuration of Figure 6b in that a third wire 25A and a fourth wire 25B are used as voltage sensing wires connected to the multiplexer 72. Using this four-wire RTD configuration, the resistance of the RTD is calculated using the following equation:

$$\{7\} \quad R_1 = [(V_A - V_B)/(V_C - V_D)]R_{REF}.$$

In this configuration, V<sub>A</sub> is the most active variable for RTD measurement, since V<sub>B</sub>, V<sub>C</sub>, and V<sub>D</sub> change very slowly if at all, while V<sub>A</sub> varies directly with the sensor's resistance. Note that V<sub>X</sub> is as active as V<sub>A</sub>, although it is not used in the resistance equation. Hence, in the preferred embodiment, input terminal A is updated approximately three times per second, and input terminals A and B are checked for broken wires approximately every two seconds.

Note that only terminals A and B need to be checked by the microcontroller for broken wires in the Test Mode, since a break in any other wires will be detected in the normal Measurement Mode. In other words, if terminal X is open, then the voltage V<sub>X</sub> at terminal X will approximate V-, while V<sub>A</sub>, V<sub>B</sub>, and V<sub>C</sub> will all equal V+. Accordingly, the microprocessor will see an over-range frequency value for X, while a zero frequency value for A, B, and C. This condition indicates that terminal X is open. Similarly, if terminal C is open, then V<sub>X</sub>, V<sub>A</sub>, and V<sub>B</sub> will all approximate V- and produce an over-range frequency value, while V<sub>C</sub> will be at V+ and therefore zero Hertz. In the Test Mode, if the voltage sensing wire 25A to terminal A is open, then V<sub>A</sub> will be at an unknown voltage value at a high impedance, such that the voltage for A+, i.e., the parallel combination of the A terminal impedance and the known impedance connected to V+, will be equal to V+. If terminal A were not open, then the low impedance on terminal A would cause the parallel combination to be within range or low. The same result would occur for B+ if terminal B were open. In other words, an open wire to terminals A or B will correspond to zero frequency for A+ or B+.

Figure 7b illustrates the timing waveforms for the four-wire RTD sensor configuration of Figure 7a. Note that portions of the Test Mode are interleaved with portions of the Measurement Mode in order to more efficiently perform the functions of both modes. At time  $t_1$ , the rising edge of OPTO<sub>1</sub>, when OPTO<sub>2</sub> is low,

ensures that the Q output remains low and the address line  $a_7$  remains high. During time interval  $t_1$ - $t_2$ , a binary '01' is applied to the multiplexer 72, such that the data port  $d_1$  is connected to output port  $Z_1$  for reading the voltage at input terminal A. Since the Q output is low, the multiplexer circuit 70 remains in the Measurement Mode, and the resistor 102 is out of the circuit. During time interval  $t_2$ - $t_3$ , a binary '10' is applied to the multiplexer 72, such that input terminal B is being read. Each of these time intervals is approximately 300 ms.

At time  $t_3$ ,  $OPTO_2$  goes low to ensure that the rising edge of  $OPTO_1$  at time  $t_4$  does not set the Q output high. Time interval  $t_3$ - $t_4$  is approximately 4 ms, to prevent a slow fall time on  $OPTO_2$ , i.e., slower than the rise time of  $OPTO_1$ , from allowing the circuit to go into the Test Mode. As a result, input terminal A, representing the most active variable, is again read for approximately 300 ms during time interval  $t_4$ - $t_5$ . Input terminal C is read during time interval  $t_5$ - $t_6$ , and input terminal A is again read during time interval  $t_6$ - $t_7$ .

At time  $t_7$ ,  $OPTO_2$  goes high in order to latch the Q output high with the rising edge of  $OPTO_1$  at time  $t_8$ . Time interval  $t_7$ - $t_8$ , in the preferred embodiment, is approximately 4 ms in length, which is sufficient time to prevent a slow fall time on  $OPTO_1$  from improperly affecting the operation of the circuit. Even though the Q output is high during the time interval  $t_8$ - $t_{10}$ , the address line  $a_7$  is low, such that input terminal D is being read during the Measurement Mode. During time interval  $t_{10}$ - $t_{11}$ , the value of the A input terminal is again updated. At time  $t_{11}$ ,  $OPTO_2$  goes high such that the Q output goes high 150  $\mu$ s later with the rising edge of  $OPTO_1$  at time  $t_{12}$ .

At time  $t_{13}$ ,  $OPTO_2$  goes low, and the Test Mode is entered in order to detect a broken wire at input terminal A. As can be seen from the waveforms, a binary '01' is applied to the multiplexer 72, such that the data port  $d_1$  is connected to the output port  $Z_1$ . Since the Q output is high, data port  $d_1$  of the multiplexer 76 is connected to its output  $Z_2$ , such that the lower end of resistor 102 is connected to  $V+$ . Hence, terminal A, plus the known impedance, is being read as the value at the output port  $Z_3$ , i.e.,  $Z_3 = A+$ .

At the end of the 4 ms time interval  $t_{14}$ - $t_{15}$ , the Q output is reset such that the input terminal A can be again be measured in the Measurement Mode during time interval  $t_{15}$ - $t_{16}$ . During time intervals  $t_{16}$ - $t_{18}$ , the Q output is again set high, and input terminal B is selected such that the value of  $B+$  can be measured in the Test Mode during the time interval  $t_{18}$ - $t_{19}$ . Finally,  $OPTO_2$  goes low at time  $t_{19}$  such that the Q output is reset at time  $t_1$ , and the measurement cycle is again restarted.

Figure 8a is a schematic diagram illustrating the input configuration for the multiplexer of Figure 5 using a three-wire RTD sensor configuration. As can be seen from the figure, only one voltage sensing line 25A is used in this embodiment. Accordingly, the RTD resistance calculation formula is:

$$\{8\} \quad R_1 = [(V_A - V_C) - (V_X - V_A)] / (V_C - V_D) R_{REF}, \text{ or}$$

$$\{9\} \quad R_1 = [(2V_A - V_C - V_X) / (V_C - V_D)] R_{REF}.$$

Again, A is the most active variable because C and D are relatively stable, and X is as active as A. Note that only terminal A needs to be checked during the Test Mode. If terminal X is open, then the variable X will be over-range and A and C will be zero Hertz. If terminal C is open, then X and A will be over-range, and C will be zero Hertz.

The timing waveforms for the three-wire sensor configuration of Figure 8a are shown in Figure 8b. The operation of the circuit of Figure 5 with the three-wire RTD configuration is similar to that of the previous two figures, except that the sequence of variables read into the microcontroller are different, as shown at the bottom of Figure 8b as  $Z_3$ . Again, each Measurement Mode or Test Mode input terminal reading period is approximately 300 ms, while time intervals  $t_6$ - $t_7$ ,  $t_{10}$ - $t_{11}$ , and  $t_{13}$ - $t_{14}$  are approximately 4 ms. Time intervals  $t_7$ - $t_8$  and  $t_{11}$ - $t_{12}$  are approximately 150  $\mu$ s.

Figure 9a is a schematic diagram illustrating the input configuration for the multiplexer of Figure 5 having a three-wire dual-RTD sensor configuration using no lead-length compensation. Two RTDs are often used for differential temperature measurements. However, in all prior two-wire transmitter systems, a true differential temperature measurement is not possible. In the preferred embodiment, however, the resistance values of each RTD sensor  $R_1$ ,  $R_2$  are individually calculated such that a true differential temperature measurement can be made. Accordingly, the resistance formulas used with the three-wire dual-RTD input configuration are as follows:

$$\{10\} \quad R_1 = [(V_X - V_A) / (V_C - V_D)] R_{REF}, \text{ and}$$

$$\{11\} \quad R_2 = [(V_A - V_C) / (V_C - V_D)] R_{REF}.$$

As before, only the input terminal A needs to be checked in the Test Mode, since if the wire 25X to terminal X were broken, the X frequency value would be over-range and the A and C frequency values would be zero Hertz. Similarly, if the wire 25C to terminal C were broken, then the X and A frequency values would be over-range, and the C frequency value would be zero Hertz.

Figure 9b illustrates the timing waveforms for the input configuration of Figure 9a. From the waveforms, it can be seen that terminals A, C, X, A, and X are first measured in the Measurement Mode, then terminal A plus the known resistance 102 is measured during time interval  $t_8$ - $t_9$  in the Test Mode. Finally, terminal D is measured in the Measurement Mode during time interval  $t_9$ - $t_1$ .

Figure 10a is a schematic diagram illustrating the input configuration for the multiplexer of Figure 5 having a five-wire dual-RTD sensor configuration utilizing lead-length compensation. This five-wire dual-RTD input configuration utilizes connection wire 25B to compensate for the other lead lengths. The resistance formulas, however, become rather complicated:

$$\{12\} \quad R_1 = [(V_X - V_A) - 2(V_B - V_C)] / (V_C - V_D) R_{REF}, \text{ and}$$

$$\{13\} \quad R_2 = [(V_A - V_B) - (V_B - V_C)] / (V_C - V_D) R_{REF}.$$

Terminals X and A represent the most active variables. Both terminals A and B are checked in the Test Mode. If wire 25X to terminal X or wire 25A1 to terminal A is open, such that  $R_1$  is open, the microcontroller will receive an over-range frequency value for X and a zero frequency value for A, B, and C. If wire 25A2 to terminal A is open, or  $R_2$  is open, then the controller will receive an over-range frequency value when reading terminals A and X, and a zero frequency value for terminals B and C in the Measurement Mode. If wire 25B to terminal B is open, a zero frequency value will be received for B+ in the Test Mode. Finally, if wire 25C is open, then terminals X, A, and B will be over-range frequency values and terminal C will be a zero frequency value in the Measurement Mode.

From the timing waveform illustrated in Figure 10b, it can be seen that the five-wire dual-sensor configuration of Figure 10a only utilizes the Test Mode during time intervals  $t_{11}$ - $t_{12}$  and  $t_{12}$ - $t_{13}$ . During the other times, terminals A, B, C, D, and X are measured as shown.

Figure 11a is a schematic diagram illustrating the input configuration for the multiplexer of Figure 5 having a three-RTD input configuration. No lead-length compensation is being performed. The resistance formulas are:

$$\{14\} \quad R_1 = [(V_X - V_A) / (V_C - V_D)] R_{REF};$$

$$\{15\} \quad R_2 = [(V_A - V_B) / (V_C - V_D)] R_{REF}; \text{ and}$$

$$\{16\} \quad R_3 = [(V_B - V_C) / (V_C - V_D)] R_{REF}.$$

Terminals X, A, and B represent the most active variables. If wire 25X is open, the frequency value for X will be over-range, and that of A, B, and C will be zero. If wire 25A is open, then A+ will be zero in the Test Mode. Similarly, for wire 25B, B+ will be zero in the Test Mode. If wire 25C is open, then X, A, and B will be over-range and C will be zero in the Measurement Mode.

As before, Figure 11b illustrates the corresponding timing waveforms for the three-RTD input configuration shown above. In the Measurement Mode, the variables A, C, B, X, A, X, and B are read before A+ and B+ are measured in the Test Mode. Finally, the D variable is measured in the Measurement Mode. Note that the multiplexing scheme of Figure 11a includes the ability to independently measure the value of three different temperature sensors, and to compute the average of the three temperature sensors in the microcontroller. However, no lead-length compensation is being performed.

Figure 12 is a flowchart illustrating the specific sequence of operations performed by the microcontroller of Figure 1, as used with the multiplexing circuitry 70 of Figure 5, in accordance with the practice of the preferred embodiment of the present invention. Beginning with the start step S10, the microcontroller 22 is initialized at step S12 by a hardware reset or power-up reset. The initialization step also includes diagnostic tests, and hardware and software setup, e.g., clearing memory, initializing variables, etc. The interrupts are initialized at step S14. As will be seen below, the microcontroller utilizes a interrupt-driven programming routine, wherein the main measurement cycle, comprised of steps S16-S28, are temporarily halted upon the occurrence of an interrupt. Note that the interrupts can occur any time during the main measurement cycle.

Referring momentarily to Figure 13, the various interrupt operations performed by the microcontroller

are illustrated. At input capture interrupt step I10, the input frequencies for the input terminals A, B, C, D, X, A+, or B+ are captured. As explained above, the measured voltage levels at these input terminals are multiplexed by the MUX circuit 28 and are applied to the voltage-to-frequency converter 32 to convert the levels into digital pulses. These frequency pulses are applied through the optoisolator 34 to the microcontroller 22, wherein an interrupt is generated for each pulse. The input capture interrupt routine I10 increments the number of pulses counted per cycle, (i.e., "counts"), saves the system clock time for the first pulse of the cycle ("old clock"), and updates the latest pulse time signature ("new clock") until a new cycle is started at the end of a 300 ms measurement cycle. A timing module saves the accumulated clocks and counts as the measured input value (A,B,X,A+,B+). For points C and D this value is the latest of a set of eight readings for the measured value of the C or D input variables.

Now referring back to step S16 of Figure 12, the RTD resistance is computed using the information from the input capture interrupt routine I10. The clocks and count information for each input terminal are selected for the 300 ms measurement duration, whereby the next input terminal in the sequence is measured. After 300 ms of capturing time, the old and new clock values are subtracted and saved with their number of accumulated counts or pulses. The capture variables are then reset, and the hardware is switched to measure the next input terminal. The captured clocks and counts are then limit checked. If these values would correspond to frequencies greater than 850 Hertz or less than 10 Hertz, a fault indication is provided to the user via the display 36. Otherwise, the inputs for A, B, and X are scaled to ohms. The eight most recent values for input terminals C or D are averaged and scaled to form data points representative of the resistances at the input terminals. The data points are then combined using the aforementioned resistance formulas described above. A raw resistance value for each RTD sensor is then stored in RAM.

In step S18, the raw resistance value is linearized by applying factors from a linearization error table to the raw resistance values for  $R_1$ ,  $R_2$  and/or  $R_3$ . The linearization error table is comprised of empirically-determined coefficients for linearizing the resistance-verses-temperature curve of each RTD as a function of measured voltage across the RTD. Linearization tables are known in the art. Moreover, linearization may not be required for certain types of condition sensors.

Depending upon the input sensor configuration, the linearized RTD values may then be combined and stored as a combined result. Similarly, the linearized resistance values may be subtracted and the difference between two RTDs stored, or the average of two or three sensors may be computed. In the prior art, the differential resistance between RTDs would be measured, assuming each resistor temperature coefficient is linear. This is not a correct assumption, particularly if a wide range of temperatures are measured. Hence, the present invention permits linearization in software for each RTD independently of each other. Note that in the multi-RTD sensor configurations shown in Figure 9a, 10a, and 11a, each of the individual RTD sensors can be linearized individually before being compared to the other RTD to determine the differential or average temperature measurement.

In step S20 the microcontroller tests for broken wires, i.e., open connections at the input terminals. For broken wire testing, only the latest result for the measured values of X, A, B, C, D, A+, and B+ (as required) is used. As explained above, the broken wire test analysis is different for each of the input sensor configurations described above. Table 1 provides a summary of the broken wire analysis performed by the microcontroller 22.

-----TABLE 1-----

For 2-wire sensors (Figure 6a)	
<u>Condition:</u>	<u>Error:</u>
X = OVER-RANGE and C = ZERO	$R_1$ = open
For 4-wire sensors (Figure 7a)	
<u>Condition:</u>	<u>Error:</u>
A & B & C = ZERO and X = OVER-RANGE	X = open
A+ = ZERO	A = open
B+ = ZERO	B = open
A & B & X = OVER-RANGE and C = ZERO	C = open

For 3-wire sensors (Figure 8a)

Condition:

X = OVER-RANGE and A & C = ZERO

A+ = ZERO

X & A = OVER-RANGE and C = ZERO

Error:

X = open

A = open

C = open

For dual sensors w/out compensation (Figure 9a)

Condition:

A & C = ZERO and X = OVER-RANGE

X & A = OVER-RANGE and C = ZERO

A+ = ZERO

Error:

R<sub>1</sub> = open

R<sub>2</sub> = open

A = open

For dual sensors w/compensation (Figure 10a)

Condition:

A & B & C = ZERO and X = OVER-RANGE

X & A = OVER-RANGE and B & C = ZERO

A & B & X = OVER-RANGE and C = ZERO

A+ = ZERO

B+ = ZERO

Error:

R<sub>1</sub> = open

R<sub>2</sub> = open

C = open

A = open

B = open

For triple sensors (Figure 11a)

Condition:

A & B & C = ZERO and X = OVER-RANGE

X & A = OVER-RANGE and B & C = ZERO

A & B & X = OVER-RANGE and C = ZERO

A+ = ZERO

B+ = ZERO

Error:

R<sub>1</sub> = open

R<sub>2</sub> = open

R<sub>3</sub> = open

A = open

B = open

In step S22 of Figure 12, the microcontroller processes the duty cycle information, i.e., it converts the linearized RTD values into duty cycle information. Every 300 ms, the linearized RTD values are converted into a desired duty cycle parameter for pulse-width modulation of the current modulator 17 shown in Figure 1. The duty cycle is expressed as a percentage of on-time versus off-time. The duty cycle is calculated from the linearized RTD values by applying a combination of calibration, ranging, and trim factors in accordance with the following formula:

$$\{17\} \quad \text{DTON} = \text{CT4} + \{[(\text{RTDLIN} - \text{RZERO})/2]/\text{RSPAN}\}\text{TONSP}$$

wherein DTON is a desired on-time value, CT4 is a joint trimming and calibration adjustment factor for a 4 mA current loop, RTDLIN is the linearized RTD value, RZERO is a selected zero range table value, RSPAN is a selected full-to-zero range table value, and TONSP is a joint trimming and calibration adjustment factor for the on-time span calibration. The resulting desired on-time value DTON is clamped to a 15% minimum and 90% maximum duty cycle.

Every 16 ms the desired duty cycle DTON is filtered using a predefined filter constant to create an on-time and off-time ratio count per cycle. The duty cycle is controlled via the microcontroller's output hardware. The hardware is alternatively set for on-time and off-time. At the completion of each on or off cycle, the hardware issues an interrupt and switches the output to the opposite state. The system clock value at the interrupt is added to the on-time or off-time value to be stored in the output compare register to time the next output pulse.

The output compare interrupt routine is shown in Figure 13 at step I12. When the output compare interrupt occurs, the pulse-width modulation signal is output to the current modulator 17 after output filtering is performed. Output filtering performs a calculation on the transition from the on-time to the off-time. The output filtering formula is:

$$\{18\} \quad \text{TON} = \text{DTON} + \text{FC} * (\text{previous TON} - \text{DTON})$$

where TON is the next time-out value, FC is the output filter constant, and DTON is the desired TON. The

off-time TOFF is then calculated as 4096-TON. The preferred embodiment of a 4-20 mA transmitter would have duty cycle and TON values in accordance with Table 2:

TABLE 2

Percentage On	Current	TON
100.0%	24.0 mA	4096
990.0%	21.6 mA	3686
83.3%	20.0 mA	3413
16.7%	4.0 mA	682
15.0%	3.6 mA	614

In step S24 of Figure 12, the results of these calculations is displayed to the user via the display 36. Every 400 ms, the display is updated to the present (signed) temperature reading in either degrees C or F, or a resistance reading in ohms, or a differential resistance reading in ohms, depending upon the system configuration determined by the jumpers 40. The linearized RTD values must be display-filtered using a display filter constant, and then scaled for the type and configuration of output. For example, the display temperature may be calculated according to the formula:

$$\{19\} \quad DSPTMP = [(DSLIN \cdot TPSLP) - TPOFF] / 16$$

wherein DSTMP is the display temperature, DSLIN is the display-filtered linearized RTD resistance value, TPSLP is the temperature conversion slope, TPOFF is the temperature conversion offset, and the value 16 is for internal math unit conversion. Of course, if a fault has occurred, the display update is not performed and an error code or message is displayed.

In step S26, the switch information from the user-accessible switches 38 is processed. In the preferred embodiment, four panel buttons are monitored every 200 ms, and their functions are dependent upon the particular jumper configuration. For example, the switches may be configured as momentary 0-up, 0-down, span-up, and span-down adjustments. Numerous other user-adjustable parameters may also be included.

In step S28, the system configuration is processed by reading information from the jumpers 40. Minor jumper settings, e.g., degrees C or F or ohms, etc., are checked every 200 ms, and the system is adjusted to respond to any changes. Major jumper changes, e.g., the type of sensor configuration, the functions of the switches, etc., are checked only when a switch is depressed. As shown in step I14 of Figure 13, a reset interrupt, either from a manual reset or from a power-up, causes a reinitialization of the microcontroller such that all of the jumpers are again checked.

Finally, step I16 of Figure 13 illustrates that the factory test interrupt will cause the microcontroller to directly communicate with an external personal computer (PC). When a PC is connected to the microcontroller 22 via the communication port 41 of Figure 1, communication messages may be received as character interrupts. A number of different automated factory test and calibration operations may be performed when the microcontroller 22 communicates with the external PC.

While specific embodiments of the present invention have been shown and described herein, further modifications and improvements may be made by those skilled in the art. For example, various other multiplexing and/or converting schemes may be used to provide the same input terminal information to the microcontroller. Moreover, the particular three-and four-wire RTD configurations disclosed above could readily be modified to fit various other condition-measuring applications. Further modifications and improvements may be made by those skilled in the art. All such modifications which retain the basic underlying principles disclosed and claimed herein are within the scope of this invention.

Where technical features mentioned in any claim are followed by reference signs, those reference signs have been included for the sole purpose of increasing the intelligibility of the claims and accordingly, such reference signs do not have any limiting effect on the scope of each element identified by way of example by such reference signs.

#### Claims

1. A sensing circuit for a condition sensor having at least three sensor connection wires, said sensing circuit comprising:
  - a multiplexer circuit having at least three input terminals for connection to said three sensor wires,

- at least one output port, and at least one address port;  
 source means for applying power to said condition sensor;  
 first means for determining an electrical characteristic of said condition sensor as measured at said  
 multiplexer circuit output port; and  
 5 second means for controlling said address port, for determining if any connection from said  
 condition sensor is defective and thereby providing a fault signal, and for providing an indication in  
 response to said fault signal.
2. The sensing circuit according to claim 1, wherein said condition sensor is a variable resistance device,  
 10 and said electrical characteristic is the electrical resistance of said condition sensor.
  3. The sensing circuit according to claim 2, wherein said condition sensor is a resistance temperature  
 device (RTD) having a predetermined relationship between its resistance value and external tempera-  
 15 ture variations.
  4. The sensing circuit according to claim 1, wherein one of said three sensor wires is utilized for lead-  
 length compensation.
  5. The sensing circuit according to claim 1, wherein said multiplexer circuit has at least four input  
 20 terminals for connection to a four-wire condition sensor.
  6. The sensing circuit according to claim 5, wherein two of said four sensor wires are utilized for lead-  
 length compensation.
  - 25 7. The sensing circuit according to claim 1, wherein said multiplexer circuit includes means for selecting  
 one of at least five input ports and connecting the selected input port to said output port, wherein at  
 least four multiplexer input terminals and at least one reference terminal are connected to said five  
 input ports.
  - 30 8. The sensing circuit according to claim 2, wherein said multiplexer circuit includes means for indepen-  
 dently obtaining the voltage reading between any of said multiplexer circuit input terminals and a  
 reference point, and applying said voltage reading to said output port.
  9. The sensing circuit according to claim 8, wherein said reference point is not the ground reference used  
 35 for said multiplexer circuit.
  10. The sensing circuit according to claim 1, wherein said source means is connected at least two of said  
 three input terminals.
  - 40 11. The sensing circuit according to claim 10, wherein said source means is a constant current source  
 configured to apply constant current through said condition sensor via a first and second of said three  
 connection wires.
  12. The sensing circuit according to claim 1, wherein said first means includes a voltage-to-frequency  
 45 converter.
  13. The sensing circuit according to claim 1, wherein said second means includes means for switchably  
 connecting a known impedance to said multiplexer circuit output port.
  - 50 14. The sensing circuit according to claim 13, wherein said connecting means is a diode and said known  
 impedance is a resistor.
  15. The sensing circuit according to claim 2, wherein said second means includes means for independently  
 measuring the resistance of a condition sensor connected between any two of said multiplexer circuit  
 55 input terminals, and for comparing said measured resistance to a reference resistance.
  16. The sensing circuit according to claim 1, wherein said second means includes a microprocessor-based  
 controller.



17. The sensing circuit according to claim 3, wherein said second means includes means for converting measured resistance values into temperature values, and for displaying said temperature values.
18. The sensing circuit according to claim 1, wherein said second means provides a visual indication in response to said fault signal.
19. A remote resistance measurement system comprising:
  - a power source;
  - at least one resistance temperature device (RTD) having a first and second terminal and having a wire connected to each terminal;
  - a measurement unit connected to said RTD wires and to said power source, said measurement unit comprising:
    - switch means, having at least two input terminals for connection to said RTD wires and having at least one output port, for switching between said input terminals such that a voltage signal applied to one of said input terminals appears at said output port;
    - converter means for converting a voltage signal at said output port into a frequency signal representative of said voltage signal;
    - controller means for converting said frequency signal into a representative resistance value, for converting said representative resistance value into a representative temperature value, for determining whether a proper connection exists between said RTD terminals and said input terminals, and for providing a fault signal if such a proper connection does not exist; and
    - indicator means for indicating said representative temperature value, and for providing an indication in response to said fault signal.
20. The remote resistance measurement system according to claim 19, wherein said RTD has two wires connected to each RTD terminal, wherein said switching means has at least four input terminals, each connected to a separate RTD wire, wherein one wire connected to each RTD terminal is configured to provide a current path for said RTD, and wherein the other wire connected to each RTD terminal is configured to sense the voltage at said RTD terminals substantially without providing a current path.
21. A circuit for detecting whether a faulty connection exists between a multiple-wire condition sensor and a microprocessor-based controller unit, said circuit comprising:
  - means for applying power to said condition sensor;
  - means for multiplexing at least two input terminals connected to said condition sensor wires, said multiplexing means having at least one output port;
  - means for connecting a known impedance to said output port; and
  - means for controlling said multiplexing means and said connecting means in a measurement mode and a test mode such that the voltage apparent at said output port is representative of only the impedance of the condition sensor in said measurement mode wherein said voltage is not affected by said known impedance, and such that the voltage apparent at said output port is representative of the impedance of both said condition sensor and said known impedance in said test mode, said controlling means including means for determining whether a faulty connection exists between said condition sensor and said input terminals by detecting the difference between the voltage levels at said output port in said measurement mode and said test mode.
22. The circuit according to claim 21, wherein said condition sensor is a resistance temperature device (RTD) having a predetermined relationship between its resistance value and external temperature variations, and wherein said controlling means includes means for providing an indication to the user when a faulty connection exists.
23. A control circuit for a remote two-wire transmitter connected to at least one resistance temperature device (RTD), said RTD having at least three sensor wires connected to said transmitter, said control circuit comprising:
  - a four-channel analog multiplexer having at least three of its input terminals connected to said RTD sensor wires, having at least two address lines, and having at least one output port;
  - current source means for applying current to said sensor through two of said three sensor wires;
  - a switched impedance circuit, comprising at least a resistor and a switching device, for connecting a known impedance to said output port in response to a test signal;

a flip-flop connected to at least two of said address lines for providing said test signal; and means for controlling said address lines to operate said multiplexer and said flip-flop in a measurement mode, wherein said known impedance is not connected to said output port, and in a test mode, wherein said known impedance is connected to said output port, and for determining whether a faulty connection exists between said multiplexer and said RTD.

24. The control circuit according to claim 23, wherein one of said address lines is connected to a clock input port of said flip-flop, wherein another of said address lines is connected to a data input port of said flip-flop, and wherein the phase relationship between said first and second address lines determines whether said known impedance is connected to said output port.

25. A method of measuring a remote condition sensor having a variable resistance, and for detecting whether a faulty connection exists to said remote condition sensor, said method comprising the steps of:

connecting a remote condition sensor having a variable resistance to a measurement unit having a plurality of input ports;  
 applying power from said measurement unit to said remote condition sensor;  
 multiplexing said input ports to at least one output port in response to an address signal;  
 connecting a known impedance to said output port in response to a test signal;  
 determining a first electrical parameter of said condition sensor as measured at said output port when said known impedance is not connected;  
 determining a second electrical parameter of said condition sensor as measured at said output port when said known impedance is connected;  
 determining if any connection between said condition sensor and said input ports is defective from said first and second electrical parameter determinations; and  
 if any connection is defective, providing a fault signal.

26. The method according to claim 25, wherein said remote condition sensor is a variable resistance device, wherein said known impedance is a known resistor, wherein said power applying step includes the step of applying a constant current through the series combination of said variable resistance device and an internal reference resistor, wherein said first electrical parameter determination step includes the steps of:

providing different address signals to multiplex the voltages developed at different points on said variable resistance device and on said internal reference resistor;

converting said voltages into corresponding frequency values;

determining the individual resistances of said variable resistance device and said internal reference resistor from said frequency values;

and wherein said second electrical parameter determination step includes the steps of:

providing said test signal and different address signals to multiplex the voltages developed at different points on said variable resistance device;

converting said voltages into corresponding frequency values;

determining the combined resistance of said variable resistance device, when said known resistor is connected, from said frequency values;

and wherein said defective connection determining step includes the step of:

determining if said individual resistances and said combined resistance are within predetermined limits.

FIG. 1




FIG. 2a




FIG. 2b




FIG. 3a




FIG. 3b




FIG. 4a




FIG. 4b




FIG. 5




FIG. 6a





FIG. 6b








FIG. 7a

FIG. 7b




FIG. 8a





FIG. 8b






FIG. 9a




FIG. 9b

FIG. 10a





FIG. 10b







FIG. 11a

FIG. 11b



**THIS PAGE BLANK (USPTO)**